Introduction
The benefits of low-power, high speed and radiation-hardness required for space applications can be realized using Si-gate CMOS/SOS technology in LSIarrays. Typical LSI candidates requiring these benefits are sequence generators frequently used in spacecraft components for security, jam-resistant, and time keeping applications. As an example, the baseband subsystem from a navigation satellite application is shown in block diagram form in Figure 1 . This subsystem produces a 10.23 megabit per second precision (P) navigation code using an atomic frequency standard with the appropriate accuracy. The PX1 and PX2 code generators each produce a one and one-half second long pseudorandom sequence which are then combined, with appropriate relative delay, to form the seven-day long P code. The tap register varies the delay of the X2 sequence enabling one of thirty-two unique sequences to be formed. The Z counter is advanced every 1.5 seconds with a count of 403,200 required for a complete week. Monitoring, control and initialization of the sequence is provided through the phase adjustment logic subject to externally provided control signals. This paper discusses a mask programmable radiation-hard code generator, designated the TCS102, that generates the pseudorandom sequences in the precision navigation baseband subsystem.
Array Description There are three basic functional elements on the TCS102 array. The first two elements, designated the XA and XB code generators, are twelve-stage pseudorandom sequence generators. Each sequence generator consists of twelve master-slave register stages with the output of the final stage being fed back to exclusive-OR gates located between selected successive register stages.
The specific sequence generated is selected by using a metal mask option to locate the feedback taps. The third element of the array is a twelve-stage synchronous counter. In addition, control and clock logic associated with each of these elements is included on the array. The TCS102 is 5.13 by 4.80 Palkuti Figure 1 . A block diagram of a precision navigation baseband subsystem.
The X code generator portion of the TCS102 array consists o4 a twelve-stage pseudorandom sequence generator, a twelve-stage serial shift register, statedecode logic and clock-control logic ( Figure 2 ). The pseudorandom sequence produced by the programmable sequence generator is clocked through the twelve-stage serial register. Buffered array outputs are taken at twelve successive stages of the sequence generator and serial register as well as at the final register output to provide sequence outputs shifted in time. The state-decode logic gives an epoch output whenever the sequence generator reaches a preprogrammed state. The clock-control logic is used to halt or resume X sequence generation depending on control inputs to thã rray. The XA sequence can be externally initialized by the SET input pulse. Specifically, the X code for teTCS102B is generated by the polynomialX4+ l+ X10+|X9 + x8 + X7 + X5 + X4 + X3 + X +l1. 42e 11quence length is shortened to 4092 bits from the natural 4095 bits by resetting the sequence generator with the epoch signal. Consideration was given to total-dose induced threshold voltage changes (including transient annealing effects), mobility degradation, increases in subthreshold leakage of n-channel transistors and minimizing the irradiation-bias dependence of transistor parameter changes. For LSI arrays, it is most important to minimize this irradiation-bias dependence to make meaningful irradiation testing and simulations possible. Reasonable simulation and experiments, to data, make predictions of the worst-case bias condition virtually impossible.
Specific design rules included (1) elimination of circuit options that were more sensitive to upset than a 3-input NAND, (2) the bodies of stacked p-channel transistors were clamped to the positive power supply, (3) transmission gates were not used, (4) Figure 3A , is contrasted with a radiation-hard register stage, Figure 3B , where some of the above rules were incorporated. The standard-design register is sensitive to radiation induced n-channel currents in the transmission gate, TG, (next to the D. terminal) when this TG is in the OFF state. If D. is changed to a logic "1" after a logic "O" is enterlerh into the master, leakage through the transmission gate will tend to cause D. to fall below the logic "1" level and the signal on the master inverter to rise above the logic "O" level. Extensive transient analysis using the R-CAP3
computer simulation program was utilized to obtain an optimum design. These simulations were used to evaluate array speed capability, temperature performance and radiation sensitivity. Both total-dose and transient radiation performance was investigated. Model parameters utilized in the simulations are listed in Table I . To study the effect on circuit performance of the bias conditions during irradiation, the propagation delay of the register stage followed by an output driver was determined by computer simul-itirs! using each of the sets of post-irradiation parameters given in Table I Figure 4 . These data show that proper circuit operation is maintained at the simulation level with about a 25 percent degradation in the output level during the irradiation pulse. The si-ijlations predicted 5-and 7-volt logic levels at 10 rad/s indicating the proximity to upset.
Although the exact upset levels are not necessarily predicted due to uncertainties in input parameters, these results are useful in uncovering circuits particularly susceptible to upset.
Array Processing The circuits were processed using a ragiationhard, self-aligned, Si-gate CMOS/SOS process. The nand p-transistor islands were separately ion implanted, i.e., a single-epitaxial, full enhancement process. The gate oxide was a 9250C pyrogenic oxide that was annealed in oxygen and nitrogen at the same temperature. The 4ate-oxide thicknesses ranged from 700 to 850 R. The P polysilicon gates are boron doped during deposition. The sources and drains are separately ion-implanted (an addition mask is used to shield P areas during phosphorous implantation) and the dopants are activated at 8500C. RF Test transistors on the TCS102 array were used to evaluate the performance of the radiation-hard process. These devices were exposed to cobalt 60 irradiation at various bias conditions. The transistor parameters before and after 10 rad (Si) are listed in Table III . These measured parameters are similar to the parameters used in the simulations except perhaps a slightly larger threshold voltage shift for the nchannel transistors.
The large change in the ptransistor threshold observed under positive bias indicates the need for substrate clamps. Radiationinduced back-channel leakage of about 1 P A/mil was observed on some wafers and less than 0.01 PA/mil was observed on other wafers. All n-transistors exhibited some degree of edge-transistor leakage that was especially pronounced during positive irradiation bias.
Electrical Evaluation TCS102 arrays were evaluated from both radiationhard process and conventional process lots. Functional performance for the arrays was obtained from 3.5 to 10 volts for the hard process and 2.5 to 10 volts for the standard process. Higher voltage operation is possible but was not attempted. Measurements of maximum array speed were performed by monitoring the XA and XB code outputs as the frequency was increased. Maximum frequency of operation as a function of operating voltage is shown in Figure 5 for typical arrays. For the radiation-hard process, the maximum operating frequency ranged from 18-26 MHz and 8-12 MHz for 10 and 5 volt operation, respectively. For the standard process, the maximum frequency range was 27 to 28 MHz at 10 volt operation. These data indicate that a modest (10 to 20%) performance reduction can be expected between the standard and radiation-hard processes. Note that the maximum operating frequency is an internal parameter and hence is independent of output loading. The simulations predicted a maximum operating frequency that was lower than generally observed ( Figure 5) .
These results are expected, since the simulations used worst-case assumptions. In addition, the transistor mobilities assumed in the simulations were generally lower than experimentally observed. 
The simulation predicted a larger decrease in speed (about 30 percent) than the decrease experimentally observed (see Figure 5 ). Standby current increased by a factor of 100 over the room temperature values at 125 C. The dynamic power of the arrays increased to 250 mW (10 V and 10 MHz) at 125°C as compared with 220 mW at room temperature.
Total-Dose Effects
Ionizing total-dose effects on the code generator were evaluated by exposing the devicev at the NRL cobalt 60 facility at a dose rate of 10 rad (Si) per hour. Since in the actual applications the code is continually generated without interruption, the arrays were clocked at 100 KHz during radiation exposure. A portable measurement box was used so that a limited functional test, the maximum frequency of operation and the standby current could be measured immediately after the removal of the devices from the irradiation source. The NRL-EH-4500 computer-controlled test system was then utilized to completely characterize the arrays including a full functional test and measurement of propagation delays at all outputs. In all cases, the arrays were completely characterized within 30 minutes after irradiation. Correlations between the EH 4500 tester and the portable test box indicated negligible annealing in all parameters except the array leakage. Typically, about 20 percent annealing in the standby current was observed during the measurement intervals.
The effect of total-dose irradiation on the TCS-102 array is primarily a reduction in the maximum frequency of operation and an increase in the standby current.
The reduction in array performance as a function of irradiation dose is shown in Figure 6 . To illustrate the transient behavior of the code generator, actual output data near the upset threshold is shown in Figure 8 . The center trace shows the proper X -code output after the application of the set pulse. Athe top trace shows the X output during and after a 1 Ps irradiation pulse. By comparing the top and center traces, it is clear that the proper XA code is maintained during and after the irradiation pulse. The modification to the logic levels during the radiation pulse is in agreement with the simulations. It should be noted that the proper code output was maintained during irradiation even though the array power supply current increased to 200 mA (10 times the CLOCK -1u-MHnz Figure 8 . Response of the X output of the code generator when irradiated with 1 s LINAC pulses. normal dynamic current). As is noted on the lower trace, the improper XA code is generated after the irradiation pulse indIcating that in this case an internal register changed state during the irradiation.
The transient error threshold was experimentally determined for the array as a function of irradiationpulse width. These data are given in Figure 9 . 
